



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>4</sup> :  H01L 29/10	A1	(11) International Publication Number: WO 88/ 03328
		(43) International Publication Date: 5 May 1988 (05.05.88)
(21) International Application Number: PCT/US87/02379 (22) International Filing Date: 21 September 1987 (21.09.87) (31) Priority Application Number: 923,552 (32) Priority Date: 27 October 1986 (27.10.86) (33) Priority Country: US (71) Applicant: HUGHES AIRCRAFT COMPANY [US/ US]; 7200 Hughes Terrace, Los Angeles, CA 90045-0066 (US). (72) Inventors: MATTHEWS, David, S.; 5315 Seabreeze, Ormond, CA 93030 (US); RENSCH, David, B.; 811 Capitan, Thousand Oaks, CA 91320 (US). (74) Agents: KAUFMAN, Stephen, C. et al.; Hughes Air- craft Company, Post Office Box 45066, Bldg. C1, M.S. A126, Los Angeles, CA 90045-0066 (US).		(81) Designated States: AT (European patent), BE (Euro- pean patent), CH (European patent), DE (European patent), FR (European patent), GB (European pa- tent), IT (European patent), JP, LU (European pa- tent), NL (European patent), SE (European patent).  Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.
(54) Title: STRIPED-CHANNEL TRANSISTOR AND METHOD OF FORMING THE SAME		
(57) Abstract <p>A striped-channel field effect transistor (FET) (36) in which a plurality of gate channels (34) extend through a semiconductor substrate (22) between a source (38) and drain (40). The channels (34) are laterally separated from each other by the substrate (22) material, and are doped to a substantially greater level than the intervening substrate (22) material. A gate (42) extends across the channels (34) and intervening substrate (22) material to control the effective channel cross-sectional areas as a function of the gate voltage. The channels are precisely formed by ion beam implantation (30). The channels (34) are surrounded by a depletion region as they approach pinchoff, thus giving the gate (42) greater control over the channel conductivity and a higher and more uniform device transconductance. The invention is applicable to both depletion and enhancement type FETs, and can be fabricated using a variety of processes.</p> <div data-bbox="414 736 808 1026"> </div>		

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT Austria	FR France	ML Mali
AU Australia	GA Gabon	MR Mauritania
BE Barbados	GB United Kingdom	MT Malta
BE Belgium	HU Hungary	NL Netherlands
BG Bulgaria	IL Italy	NO Norway
BJ Benin	JP Japan	RO Romania
BR Brazil	KP Democratic People's Republic of Korea	SD Sudan
CF Central African Republic	KN Republic of Korea	SE Sweden
CG Congo	LI Liechtenstein	SN Senegal
CH Switzerland	LK Sri Lanka	SU Soviet Union
CM Cameroon	LU Luxembourg	TD Chad
DE Germany, Federal Republic of	MG Malawi	TG Togo
DK Denmark	MG Madagascar	US United States of America
FI Finland		

## STRIPED-CHANNEL TRANSISTOR AND METHOD OF FORMING THE SAME

1 BACKGROUND OF THE INVENTIONField of the Invention

This invention relates to integrated circuit transistor structures, and more particularly to field effect transistors having a series of parallel channel stripes, and methods of forming the same.

Description of the Prior Art

An efficient form of field effective transistor (FET) has been developed in recent years which employs what is referred to as a castellated gate. In this type of device the channel is provided as a series of isolated channel stripes, each of which is subject to separate depletion or enhancement in accordance with the FET's operational mode. The aggregate surface area of the channels is collectively much greater than would be the case if a single channel covering an equivalent total area were used. This type of device is described in an article by R. C. Clarke, "A High-Efficiency Castellated Gate Power FET", Proceedings of the IEEE, IEEE/Cornell Conference on High-Speed Semiconductor Devices and Circuits, Cat. No. 83CH1959-6, August 1983, pages 93-111.

FIG. 1 illustrates the basic structure of a typical castellated gate FET. The device is formed using standard lithographic techniques and chemical etching. A series of parallel channels 2 formed from a relatively heavily doped

1 semiconductor material are provided on a substrate 4 of a  
much more lightly doped material. A metal gate 8 is  
flowed over each of the insulators 6 and down between  
adjacent insulators and channels 2, coming into contact  
5 with the channels along their lateral sides. The object  
is to progressively constrict the channels from both  
lateral sides as well as from above as the gate voltage  
approaches a pinchoff level.

A serious limitation of this prior art approach is  
10 that ideally the channel widths and depths should both be  
on the order of 100-200 nm and have a periodic spacing of  
1 to 2 times this dimension for the channels to be fully  
constricted at the pinchoff voltage. With the litho-  
graphic and chemical etching techniques presently used to  
15 fabricate this type of device, channels this narrow are  
very difficult to attain on a reliable basis. Also, it is  
desirable that the FET's transconductance remain substan-  
tially uniform over the device's operating range, includ-  
ing operating near pinchoff as well as at high current  
20 levels (transconductance is defined as the change in drain  
current for a unit change in gate voltage at a given  
drain-source current). Unfortunately, the transconduc-  
tance of the castellated gate device tends to vary as  
pinchoff is approached. Also, the surface is non-planar,  
25 which inhibits the use of short gate lengths.

#### SUMMARY OF THE INVENTION

In view of the above problems associated with the  
prior art, an object of the present invention is the  
30 provision of a novel and improved striped-channel tran-  
sistor, and a method of forming the same, which has an  
improved construction over the prior art, can be readily  
fabricated to very small dimensions and exhibits a sub-  
stantially uniform transconductance over its operating  
35 range, including the area near pinchoff.

1 Another object is the provision of such a transistor  
which is capable of operating with relatively small volt-  
ages as a consequence of its small dimensions.

These and other objects are accomplished in the  
5 present invention by means of an FET whose channel stripes  
are formed by focused ion beam implantation. A plurality  
of channels extend through a semiconductive substrate  
between a drain and source, with the channels laterally  
10 separated from each other by the substrate material. The  
channels are doped to a substantially greater level than  
the intervening substrate material. The effective channel  
cross-sectional areas are controlled as a function of a  
gate voltage signal by means of a gate which extends  
15 across the channels and the intervening substrate ma-  
terial.

The FET may be implanted as either a depletion or an  
enhancement device. In the depletion mode, the peak  
channel doping levels are in the approximate range of  
 $1 \times 10^{17}$  -  $5 \times 10^{18} \text{cm}^{-3}$ ; the corresponding doping levels are  
20 approximately  $5 \times 10^{16}$  -  $5 \times 10^{17} \text{cm}^{-3}$  for an enhancement  
device. In either case the substrate doping level is less  
than about  $5 \times 10^{15} \text{cm}^{-3}$ .

The use of focused ion beam implantation enables the  
channels to be formed reliably and repeatedly to desired  
25 widths and depths, both within the range of about 100-  
200nm; the lateral spacing between adjacent channels can  
be accurately set within the desired range of 200-400 nm.  
When the substrate has a low doping level, the channels  
are formed by direct ion beam implantation into the de-  
30 sired channel tracks. The substrate may also have the  
desired channel doping level prior to formation of the  
channels, in which case the channels are formed by direct-  
ing an ion-beam onto the substrate areas lateral to the  
desired channel locations to reduce the doping of those  
35 areas to the desired substrate doping level.

1        These and other features and advantages of the in-  
vention will be apparent to those skilled in the art from  
the following detailed description of preferred embod-  
2        iments, taken together with the accompanying drawings, in  
3        which:

DESCRIPTION OF THE DRAWINGS:

FIG. 1 is a fragmentary sectional view of the gate  
area in a prior art channel-stripped transistor;

10        FIG. 2 is a simplified sectional view showing the  
direct formation of channels by a focused ion beam in  
accordance with the present invention;

FIG. 3 is a perspective view of an FET resulting from  
the channel formation illustrated in FIG. 2;

15        FIG. 4 is a sectional view of a single channel map-  
ping the progressive constriction or expansion of the  
effective channel area in response to changes in the gate  
voltage;

20        FIG. 5 is a sectional view of a substrate with a  
doped layer which may serve as a base for the present  
invention;

FIG. 6 is a sectional view illustrating the formation  
of striped channels in the substrate of FIG. 5;

25        FIG. 7 is a perspective view of an FET resulting from  
the channel formation shown in FIG. 6; and

FIG. 8 is a graph of a set of drain I-V curves for  
incremental values of gate voltage, illustrating the  
substantially constant transconductance achieved by the  
present invention even in the pinchoff region.

30

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Referring first to FIG. 2, a substrate wafer of  
semiconductive material such as gallium arsenide (GaAs) 10  
is shown as a base for the FET of the present invention.  
35        GaAs is preferred because of its high speed capabilities,

1 and makes the present FET suitable for use in satellite  
microwave receivers in which low noise and large gain-  
bandwidths are required, and in digital signal processing  
for radar and communication systems where high speed is  
5 necessary. However, other semiconductive materials such  
as silicon or indium phosphide could also be used.

A focused ion beam 12 is illustrated as being applied  
to a channel area 14 formed into the upper surface of the  
substrate. Focused ion beam accelerators are well known,  
10 and are capable of focusing an ion beam to the small  
dimensions required by the present device. Silicon or  
other suitable materials can be used to provide the  
dopant. Although the device is illustrated as having n-  
type dopant, it should be understood that p-type dopant  
15 would also be suitable if accompanied by a reversal of the  
applied gate voltage polarity.

The ion beam is scanned over the substrate to form a  
series of straight, parallel channels 14. The individual  
channel widths are preferably about 100-200 nm, with a  
20 periodic spacing of about 200-400 nm between successive  
channels. The implant energy is set so that the channels  
are formed to a depth of about 100-200 nm. The peak  
channel doping level is normally  $2 \times 10^{17} \text{cm}^{-3}$ , and pre-  
ferably within the approximate range of  $1 \times 10^{17} - 6 \times 10^{17} \text{cm}^{-3}$ .  
25

The substrate is nominally undoped, but in practice  
the substrate material will generally come with some  
amount of doping or will acquire a doping during proces-  
sing. Although the present invention relies upon a sub-  
stantial differential between the doping levels of the  
30 channels and the adjacent substrate, it will tolerate a  
substrate doping level up to about  $5 \times 10^{17} \text{cm}^{-3}$ .

A perspective view of the completed device is pro-  
vided in FIG. 3. A source 16 and drain 18 are formed at  
35 opposite ends of the channel stripes 14 with a doping

1 level substantially greater than that of the channels. A  
FET with a length of 50 microns in a direction transverse  
to the channels will accommodate approximately 80-160  
channels. The channel lengths only need to be equal to  
5 the gate length for self-aligned gate devices. Channel  
lengths can be longer for more self-aligned gate devices.  
Suitable source and drain contacts, such as Au/Ge, are  
also provided but are not shown in FIG. 3.

A gate 20 is formed over the channel area between the  
10 source and drain, straddling both the channels and the  
intervening portions of the substrate. Various materials  
may be used for the gate. A metal such as Ti/Pt/Au may be  
employed, in which case a Schottky junction is formed  
between the gate and the underlying semiconductive mate-  
15 rial. Alternately, a semiconductive material such as  
GaAs, silicon or indium phosphide could be employed for  
the gate, thus forming a p-n junction at the gate-channel  
interface. With indium phosphide, but not with GaAs, an  
oxide layer could be inserted between the gate and the  
20 underlying channels. A silicon MOS structure could be  
implanted as either a depletion, enhancement or inversion  
device. A p-n junction will generally work as well as a  
Schottky junction, but is more difficult to fabricate.

Referring now to FIG. 4, a cross-section of an indi-  
25 vidual channel stripe is shown to illustrate the effect of  
a varying gate voltage upon the effective channel area.  
In the example shown the channel doping level is  $2 \times 10^{17} \text{cm}^{-3}$   
for a depletion device and  $1 \times 10^{17} \text{cm}^{-3}$  for an enhancement  
device, while the doping level of substrate 10 is  
30  $1 \times 10^{16} \text{cm}^{-3}$  for both cases. The channel width and depth  
are each about 120 nm.

For a depletion-type device, the application of an  
increasing negative gate voltage will produce a depletion  
layer in the substrate and channel that progressively  
35 constricts the effective channel area. The depletion



1 regions for various gate voltages are indicated in FIG. 4  
by the topographical-type lines. With zero gate voltage  
the depletion region extends only slightly down into the  
channel, but much more deeply into the surrounding sub-  
5 strate; this is a direct result of the much heavier chan-  
nel doping relative to the substrate. A depletion region  
is formed with a zero gate voltage because the Schottky  
junction formed between the metallic gate and semiconduc-  
tive substrate produces an inherent voltage differential  
10 across the junction of about  $-0.75$  volts. A p-n junction  
would also produce an inherent voltage differential, the  
magnitude of which would depend upon the bandgap of the  
semiconductive material employed; the voltage for GaAs is  
about  $-0.75$  volts. If an oxide layer is disposed over the  
15 substrate with a metallic gate contact, the metal-oxide  
interface will also produce an inherent voltage differen-  
tial. Gate junctions could also be devised that do not  
have inherent voltage differentials. In any case, the  
applied gate signal can simply be adjusted to compensate  
20 for any voltage differential associated with the gate  
junction to yield the same FET depletion action.

As the gate voltage is made more negative for the  
depletion device, the depletion region in both the channel  
and in the substrate adjacent the channel also increases.  
25 At the higher gate voltage levels the substrate depletion  
region extends into the sides and bottom of the channel,  
such that the channel is effectively surrounded by a  
depletion region. This gives the gate a much greater  
control over the charge in the channel than is available  
30 in prior devices, and produces a higher and more uniform  
device transconductance. As the gate voltage continues to  
increase, the channel is eventually constricted to pinch-  
off.

The response of an enhancement type device to gate  
35 voltage is similar to that of a depletion type device.

1 The channel ion implant dose and the depth of implant are controlled so that the channel of an enhancement device is preferably pinched off, due to the inherent Schottky junction voltage differential, with a zero gate voltage.  
5 The effective channel area then expands as the gate voltage is increased and made more positive; the rate of expansion per unit change in gate voltage is greater than for a depletion type device because of the lower channel doping level in the enhancement device.

10 Several processes are available to fabricate this novel type of FET. With a conventional, non-self-aligned gate, planar process, alignment marks are first etched or metallized onto a wafer to delineate the FET area. The source and drain are then formed with a heavy implant from the focused ion beam (or conventioned implanter), followed  
15 by the formation of channel stripes between the source and drain with a lighter doping from the focused ion beam. The wafer is then capped with silicon oxide, silicon nitride or other suitable material, and annealed. Resist is opened over the source and drain by ultraviolet exposure and developer, and ohmic contacts are formed on the source and drain by optical lithography methods. the resist and overriding metal are then lifted off. As an optional step, a resist can be laid down over the device  
20 and then removed from the channel area to enable etching of the channels to adjust the channel resistance and pinchoff voltage. Finally, a gate contact is deposited using optical or other appropriate lithography techniques, followed by lifting off the resist or by metal etching methods.  
25

30 In an alternate method of forming the channels, the wafer is coated with a resist and channel stripes exposed in the resist with an ion beam, electron beam or possibly optical lithography techniques. The resist is then developed, opening the stripe regions. The wafer is next  
35

1 flooded with ions to implant the channels in the areas  
where the resist has been removed, followed by stripping  
the remaining resist from the wafer. Several self-align-  
ing processes are also available to form the FET. Typi-  
cally, after alignment marks are placed on the wafer the  
5 focused ion beam is used to implant the channel stripes  
(but not the source and drain at this time). The gate  
metal is then deposited over the device, and a gate pat-  
tern defined using either optical or other lithography  
methods (e.g., electron beam). The gates are defined in  
10 the metal using appropriate pattern transfer methods.  
Next, the source and drain are implanted with the focused  
ion beam or with a conventional implanter to much heavier  
doping levels than the channels; the shadow of the gate  
mask defined the ends of the channels and their interface  
15 with the source and drain. The device is then capped (if  
GaAs is used) and annealed, followed by the deposit of  
source and drain ohmic contacts.

The invention is also adaptable to molecular beam  
20 epitaxy or vapor phase epitaxy substrates, such as the  
substrate 22 illustrated in FIG. 5. These structures have  
a nominally undoped or lightly doped base layer 24, with a  
much narrower medium doped layer 26 on top of the base  
layer and a heavily doped layer 28 on top of the medium  
25 doped layer. They can be formed with the doping level of  
the medium doped layer corresponding to the desired chan-  
nel doping level, and the doping level of the heavily  
doped layer 28 corresponding to the desired source and  
drain doping levels.

30 To form the present channel-stripped FET from this  
type of substrate, the heavily doped layer 28 is first  
removed from over the channel region. A focused ion beam  
30 is then used to implant ions of opposite polarity to  
the substrate doping in the intervening portions 32 of the  
35 substrate lateral to the intended channel locations 34.

1 The ion implantation thus reduces the doping level of the  
substrate between the channels, and is controlled so that  
the intervening substrate doping level is reduced to below  
about  $5 \times 10^{18} \text{cm}^{-3}$ . For n-doped substrates,  $\text{B}^+$  ions can be  
5 implanted, for example, to reduce the intervening sub-  
strate doping level. Alternately, the channels can be  
formed by coating the substrate with a resist, opening the  
resist between the channels, and ion flooding the par-  
tially coated substrate to the desired doping level be-  
tween the channels.

10 A complete device is formed in this fashion is shown  
in FIG. 7. The heavily doped layer on either side of the  
channels 34 forms the source 38 and drain 40. A gate 42  
extends laterally over the channels between the source and  
15 drain.

The drain I/V curves for various values of gate  
voltage are present in FIG. 8 for a depletion device  
formed in accordance with the invention. The regular  
vertical spacing between the curves for equal increments  
20 of gate voltage, down to the pinchoff region, demonstrates  
the very high degree of transconductance uniformity  
achieved.

Experimental results have been obtained with a device  
having a 4 micron channel length and a 1.5 micron gate  
length. The channel conductance stripes were written with  
25 a 100 keV focused ion beam of  $\text{Si}^{++}$  with a stripe width of  
one beam width (less than 0.2 micron) and a stripe spacing  
of 0.2 to 0.5 micron. Best results were obtained for a  
stripe spacing of 0.4 micron where the average  $g_m$  for the  
whole FET was 108 mS/mm and the effective  $g_m$  in the  
30 stripes was 300 mS/mm. The value of  $f_T$  was estimated by  
measuring the capacitance at 1MHz; the value for the 0.4  
micron stripe spacing was 11.5 GHz, about 40% more than  
that with uniformly doped channels of the same dimensions.  
35 the results also show that the value of  $g_m$  is relatively

1 constant with decreasing drain current down to currents  
near pinchoff. This means that at the lower drain cur-  
rents the device has a transconductance that is about 70%  
more than that obtained with a uniformly doped channel.

5 Results were also obtained for devices using the same  
mask set and similar starting material, but for which the  
gate and channel lengths were optical Self Aligned Gates  
(SAG). In these devices the SAG gates were about 1 micron  
in length with about 0.1 micron undercut. The current-  
10 voltage characteristic for these devices indicate higher  
output conductance, by a factor of two or more, compared  
with conventionally made MESFETs (on the same wafer), and  
a transconductance of 240 mS/mm. This is the total for  
the device; the transconductance in the stripes would be  
15 about 2 to 5 times this amount. Measurements of the gate-  
source capacitance indicate a gain bandwidth product,  $f_T$ ,  
in the range of 12 to 15 GHz, or 15 - 20% higher than  
conventional MESFETs of the same dimensions.

20 While particular embodiments of the invention have  
been shown and described, it should be understood that  
numerous modifications and alternate embodiments will  
occur to those skilled in the art. Accordingly, it is  
intended that the invention be limited only in terms of  
the appended claims.

25

30

35

## WE CLAIM:

- 1        1. A field effect transistor (FET), comprising:
  - a semiconductive substrate,
  - a source and drain on the substrate,
  - a plurality of channels extending through the
  - 5        substrate between the source and drain and laterally
  - separated from each other by substrate material, the
  - channels being doped to a substantially greater level than
  - the intervening substrate material, and
  - a gate extending across the channels and the
  - 10        intervening substrate material, the gate controlling the
  - effective channel cross-sectional areas as a function of
  - the gate voltage.
- 1        2. The FET of claim 1, the channel doping levels
- being selected so that the effective channel cross-sectional
- dimensions in all directions vary as a function of
- the gate voltage.
- 1        3. The FET of claim 1, implemented as a depletion
- mode device in which the channel and substrate doping
- levels are selected so that a depletion layer is formed in
- the substrate around each channel and expands at a significant
- 5        10        15        20        25        30        35        40        45        50        55        60        65        70        75        80        85        90        95        100
- 1        4. The FET of claim 3, wherein the peak channel
- doping levels are in the approximate range of  $1 \times 10^{17}$ - $5 \times 10^{18} \text{cm}^{-3}$ .
- 1        5. The FET of claim 4, wherein the substrate doping
- level is less than about  $5 \times 10^{15} \text{cm}^{-3}$ .

1           6. The FET of claim 1, implemented as an enhance-  
ment mode device in which the channel and substrate doping  
levels are selected so that the effective channel area  
increases as the gate voltage increases opposite to the  
5: doping polarity.

1           7. The FET of claim 6, wherein the peak channel  
doping levels are in the approximate range of  $5 \times 10^{18}$ -  
 $5 \times 10^{17} \text{cm}^{-3}$ .

1           8. The FET of claim 7, wherein the substrate doping  
level is less than about  $5 \times 10^{15} \text{cm}^{-3}$ .

1           9. The FET of claim 1, wherein the channels are  
formed in the substrate by focused ion beam implantation.

1           10. The FET of claim 9, wherein the substrate prior  
to formation of the channels has the desired channel  
doping level, and the channels are formed by focused ion  
beam implantation to the desired substrate doping level in  
5 the substrate lateral to the channel areas.

1           11. The FET of claim 1, wherein the channels are  
formed in the substrate by coating the substrate with a  
resist, opening channel stripes in the resist, and ion  
flooding the partially coated stripes.

1           12. The FET of claim 1, wherein the substrate prior  
to formation of the channels has the desired channel  
doping level, and the channels are formed by coating the  
substrate with a resist, opening the resist between the  
channels, and ion flooding the partially coated substrate  
5 to the desired substrate doping level in the substrate  
between the channels.

- 1 13. The FET of claim 1, wherein the individual  
channel widths are approximately 100-200 nm.
- 1 14. The FET of claim 13, wherein the lateral spacing  
between adjacent channels is approximately 200-400 nm.
- 1 15. The FET of claim 13, wherein the channel depths  
are approximately 100-200 nm.
- 1 16. The FET of claim 1, said gate forming a Schottky  
contact with the channels and intervening substrate material.
- 1 17. A method of forming a field effect transistor  
(FET) on a semiconductive substrate, comprising:  
forming a plurality of spaced, generally parallel  
channels in the substrate that connect the source and  
5 drain areas, the channels being provided with substantially  
greater doping levels than the intervening substrate material,  
forming a source and drain in the source and  
drain areas, respectively, and  
10 forming a gate over the channels and the intervening  
substrate material.
- 1 18. The method of claim 17, the substrate having a  
doping level substantially less than the desired channel  
doping levels, wherein the channels are formed by direct  
focused ion beam implantation along the channels to the  
5 desired doping levels.
- 1 19. The method of claim 17, the substrate having the  
desired channel doping level prior to formation of the  
channels, wherein the channels are formed by directing a  
focused ion beam onto the substrate areas lateral to the



5 desired channel locations to reduce the doping of those areas to the desired substrate doping level.

1 20. The method of claim 17, the substrate having a doping level substantially less than the desired channel doping level, wherein the channels are formed by coating the substrate with a resist, opening channel stripes in  
5 the resist, and ion flooding the partially coated substrate.

1 21. The method of claim 17, the substrate having the desired channel doping level prior to formation of the channels, wherein the channels are formed by coating the substrate with a resist, opening the resist between the  
5 channels, and ion flooding the partially coated substrate to the desired substrate doping level in the substrate between the channels.

1 22. The method of claim 17, wherein the channels are formed approximately 100-200 nm wide.

1 23. The method of claim 22, wherein the channels are formed approximately 100-200 nm deep.

1 24. The method of claim 22, wherein the channels are formed with lateral spacings between adjacent channels of approximately 200-400 nm.

1 25. The method of claim 17 for a depletion mode device, wherein the channels are formed with peak doping levels in the approximate range of  $1 \times 10^{17}$  -  $5 \times 10^{17} \text{cm}^{-3}$ .

1 26. The method of claim 17 for an enhancement MOSFET device, wherein the channels are formed with peak doping levels in the approximate range of  $5 \times 10^{16}$  -  $5 \times 10^{17} \text{cm}^{-3}$ .




Fig. 1. (PRIOR ART)




Fig. 2.




Fig. 3.

2/4




Fig. 4.




Fig. 5.




Fig. 6.





Fig. 7.

**Fig. 8.**

# INTERNATIONAL SEARCH REPORT

International Application No. PCT/US 87/02379

1. CLASSIFICATION OF SUBJECT MATTER <sup>6</sup> If several classification systems apply, indicate all <sup>6</sup>

According to International Patent Classification (IPC) or to both National Classification and IPC

IPC: H 01 L 29/10

2. FIELDS SEARCHED

Minimum Documentation Searched <sup>7</sup>

Classification System

Classification Symbols

IPC <sup>6</sup>

H 01 L

Documentation Searched other than Minimum Documentation  
to the extent that such Documents are included in the Fields Searched <sup>7</sup>

3. DOCUMENTS CONSIDERED TO BE RELEVANT <sup>8</sup>

Category <sup>9</sup>	Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>10</sup>	Relevant to Claim No. <sup>12</sup>
A	Patent Abstracts of Japan, vol. 9, no. 295 (E-360)(2018), 21 November 1985 & JP, A, 60134468 (HITACHI SEISAKUSHO K.K.) 17 July 1985 see abstract; figures --	1,3,9,17,18
A	EP, A, 0167810 (EATON CORP.) 15 January 1986 see page 2, line 9 - page 3, line 4; page 5, line 13 - page 6, line 17; figure 1 --	1-3,5
A	FR, A, 1306187 (WESTINGHOUSE ELECTRIC CORP.) 3 September 1962 see page 2, left-hand column, last line - page 3, left-hand column, line 20; figure 3 --	1
A	EP, A, 0011879 (SIEMENS AG) 11 June 1980 see page 7, lines 15-31; figure 6 --	1,2
A	International Electron Device Meeting Technical Digest, 5-7 December 1983, --	./.

<sup>9</sup> Special categories of cited documents: "A"

"A" document defining the general state of the art which is not  
considered to be of particular relevance

"E" earlier document not published on or after the international  
filing date

"L" document which may throw doubts on priority claim(s) or  
which is cited to establish the publication date of another  
claim or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or  
other means

"P" document published prior to the international filing date but  
later than the priority date claimed

"T" later document published after the international filing date  
or priority date and not in conflict with the application but  
cited to understand the principles of theory underlying the  
invention

"X" document of particular relevance; the claimed invention  
cannot be considered novel or cannot be considered to  
involve an inventive step

"Y" document of particular relevance; the claimed invention  
cannot be considered to involve an inventive step when the  
document is combined with one or more other such docu-  
ments, such combination being obvious to a person skilled  
in the art

"Z" document member of the same patent family

IV. CERTIFICATION

Date of the Actual Completion of the International Search

14th March 1988

Date of Mailing of this International Search Report

14 APR 1988

International Searching Authority

EUROPEAN PATENT OFFICE

Signature of Authorizing Officer

R.C. VAN DER PUTTEN

Category*	Citation of Document, with indication, where appropriate, of the relevant passages	Reference to Claim No.
A	<p>Washington, IEEE (New York, US)  R.L. Kubena et al.: "Si MOSFET fabrication using focused ion beams",  pages 566-569</p> <p>-----</p> <p>Nuclear Instruments &amp; Methods in Physics  Research, Section B, B7/8, no. 1,  Part II, March 1985, Elsevier Science  Publishers B.V. (Amsterdam, NL)  E. Miyauchi et al.: "Maskless ion  implantation technology for III-V  compound semiconductors", pages 851-  857</p> <p>-----</p>	

ANNEX TO THE INTERNATIONAL SEARCH REPORT  
ON INTERNATIONAL PATENT APPLICATION NO.

US 8702379

SA 19908

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The numbers are as contained in the European Patent Office EDP file on 30/03/88. The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP-A- 0167810	15-01-86	JP-A- 61046077	06-03-86
FR-A- 1306187		GB-A- 912114	
EE-A- 0011879	11-06-80	DE-A, B, C 2852621	12-06-80
		JP-A- 55080359	17-06-80
		US-A- 4344080	10-08-82

EP-A- 0167810

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82